NetCube-Systems-Austria/kumquat-buildroot
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

arch/riscv: enable RISC-V Toolchain with Vector Extension

Browse Source 
This commits adds support for building a RISC-V toolchain with the
vector extension, available since gcc 12.

Signed-off-by: Tianrui Wei <tianrui@tianruiwei.com>
Signed-off-by: Thomas Petazzoni <thomas.petazzoni@bootlin.com>
This commit is contained in:
Tianrui Wei 2023-06-09 17:46:42 +00:00 committed by Thomas Petazzoni
parent 7252098696
commit 4d70454754
2 changed files with 12 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
arch/Config.in.riscv
View File

@ -18,6 +18,9 @@ config BR2_RISCV_ISA_RVD
config BR2_RISCV_ISA_RVC config BR2_RISCV_ISA_RVC
bool bool
config BR2_RISCV_ISA_RVV
bool
choice choice
prompt "Target Architecture Variant" prompt "Target Architecture Variant"
default BR2_riscv_g default BR2_riscv_g
@ -62,6 +65,12 @@ config BR2_RISCV_ISA_CUSTOM_RVD
config BR2_RISCV_ISA_CUSTOM_RVC config BR2_RISCV_ISA_CUSTOM_RVC
bool "Compressed Instructions (C)" bool "Compressed Instructions (C)"
select BR2_RISCV_ISA_RVC select BR2_RISCV_ISA_RVC
config BR2_RISCV_ISA_CUSTOM_RVV
bool "Vector Instructions (V)"
select BR2_RISCV_ISA_RVV
select BR2_ARCH_NEEDS_GCC_AT_LEAST_12
endif endif
choice choice

3
arch/arch.mk.riscv
View File

@ -26,6 +26,9 @@ endif
ifeq ($(BR2_RISCV_ISA_RVC),y) ifeq ($(BR2_RISCV_ISA_RVC),y)
GCC_TARGET_ARCH := $(GCC_TARGET_ARCH)c GCC_TARGET_ARCH := $(GCC_TARGET_ARCH)c
endif endif
ifeq ($(BR2_RISCV_ISA_RVV),y)
GCC_TARGET_ARCH := $(GCC_TARGET_ARCH)v
endif
# Starting from gcc 12.x, csr and fence instructions have been # Starting from gcc 12.x, csr and fence instructions have been
# separated from the base I instruction set, and special -march # separated from the base I instruction set, and special -march