package/xvisor: add riscv support
riscv is supported since version 0.3.0 and
d6feda4e80
Signed-off-by: Fabrice Fontaine <fontaine.fabrice@gmail.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Arnout Vandecappelle (Essensium/Mind) <arnout@mind.be>
This commit is contained in:
parent
3c7099f3ab
commit
750aa61300
@ -2,6 +2,7 @@ config BR2_PACKAGE_XVISOR_ARCH_SUPPORTS
|
||||
bool
|
||||
default y if BR2_aarch64
|
||||
default y if BR2_cortex_a7 || BR2_cortex_a12 || BR2_cortex_a15 || BR2_cortex_a17
|
||||
default y if BR2_riscv
|
||||
default y if BR2_x86_64
|
||||
depends on BR2_USE_MMU
|
||||
|
||||
@ -34,6 +35,8 @@ config BR2_PACKAGE_XVISOR_DEFCONFIG
|
||||
string "Defconfig name"
|
||||
default "generic-v7-ve" if BR2_ARM_CPU_ARMV7A
|
||||
default "generic-v8" if BR2_aarch64
|
||||
default "generic-32b" if BR2_RISCV_32
|
||||
default "generic-64b" if BR2_RISCV_64
|
||||
default "x86_64_generic" if BR2_x86_64
|
||||
depends on BR2_PACKAGE_XVISOR_USE_DEFCONFIG
|
||||
help
|
||||
|
@ -32,6 +32,8 @@ ifeq ($(BR2_x86_64),y)
|
||||
XVISOR_ARCH = x86
|
||||
else ifeq ($(BR2_arm)$(BR2_aarch64),y)
|
||||
XVISOR_ARCH = arm
|
||||
else ifeq ($(BR2_riscv),y)
|
||||
XVISOR_ARCH = riscv
|
||||
endif
|
||||
|
||||
ifeq ($(BR2_PACKAGE_XVISOR)$(BR_BUILDING),yy)
|
||||
|
Loading…
Reference in New Issue
Block a user