configs/microchip_mpfs_icicle_defconfig: update instruction sets
Update the instruction sets for MPFS icicle kit to mirror the configuration update, i.e. It is now classed as a RISC-V G core with support for C, IMAFDC. Signed-off-by: Jamie Gibbons <jamie.gibbons@microchip.com> Signed-off-by: Yann E. MORIN <yann.morin.1998@free.fr>
This commit is contained in:
parent
cbd91e89e4
commit
5e012a0704
@ -1,9 +1,6 @@
|
||||
BR2_riscv=y
|
||||
BR2_riscv_custom=y
|
||||
BR2_RISCV_ISA_RVM=y
|
||||
BR2_RISCV_ISA_RVF=y
|
||||
BR2_RISCV_ISA_RVD=y
|
||||
BR2_RISCV_ISA_RVC=y
|
||||
BR2_riscv_g=y
|
||||
BR2_RISCV_ISA_CUSTOM_RVC=y
|
||||
BR2_PACKAGE_HOST_LINUX_HEADERS_CUSTOM_6_1=y
|
||||
BR2_TARGET_GENERIC_HOSTNAME="mpfs_icicle"
|
||||
BR2_ROOTFS_POST_IMAGE_SCRIPT="board/microchip/mpfs_icicle/post-image.sh"
|
||||
|
Loading…
Reference in New Issue
Block a user