162 lines
4.3 KiB
Plaintext
162 lines
4.3 KiB
Plaintext
|
config BR2_ARCH_IS_64
|
||
|
|
bool
|
||
|
|
|
||
|
|
choice
|
||
|
|
prompt "Target Architecture"
|
||
|
|
default BR2_i386
|
||
|
|
help
|
||
|
|
Select the target architecture family to build for.
|
||
|
|
|
||
|
|
config BR2_arm
|
||
|
|
bool "ARM (little endian)"
|
||
|
|
help
|
||
|
|
ARM is a 32-bit reduced instruction set computer (RISC) instruction
|
||
|
|
set architecture (ISA) developed by ARM Holdings. Little endian.
|
||
|
|
http://www.arm.com/
|
||
|
|
http://en.wikipedia.org/wiki/ARM
|
||
|
|
|
||
|
|
config BR2_armeb
|
||
|
|
bool "ARM (big endian)"
|
||
|
|
help
|
||
|
|
ARM is a 32-bit reduced instruction set computer (RISC) instruction
|
||
|
|
set architecture (ISA) developed by ARM Holdings. Big endian.
|
||
|
|
http://www.arm.com/
|
||
|
|
http://en.wikipedia.org/wiki/ARM
|
||
|
|
|
||
|
|
config BR2_aarch64
|
||
|
|
bool "AArch64"
|
||
|
|
help
|
||
|
|
Aarch64 is a 64-bit architecture developed by ARM Holdings.
|
||
|
|
http://www.arm.com/products/processors/instruction-set-architectures/armv8-architecture.php
|
||
|
|
http://en.wikipedia.org/wiki/ARM
|
||
|
|
|
||
|
|
config BR2_avr32
|
||
|
|
bool "AVR32"
|
||
|
|
select BR2_SOFT_FLOAT
|
||
|
|
help
|
||
|
|
The AVR32 is a 32-bit RISC microprocessor architecture designed by
|
||
|
|
Atmel.
|
||
|
|
http://www.atmel.com/
|
||
|
|
http://en.wikipedia.org/wiki/Avr32
|
||
|
|
|
||
|
|
config BR2_bfin
|
||
|
|
bool "Blackfin"
|
||
|
|
help
|
||
|
|
The Blackfin is a family of 16 or 32-bit microprocessors developed,
|
||
|
|
manufactured and marketed by Analog Devices.
|
||
|
|
http://www.analog.com/
|
||
|
|
http://en.wikipedia.org/wiki/Blackfin
|
||
|
|
|
||
|
|
config BR2_i386
|
||
|
|
bool "i386"
|
||
|
|
help
|
||
|
|
Intel i386 architecture compatible microprocessor
|
||
|
|
http://en.wikipedia.org/wiki/I386
|
||
|
|
|
||
|
|
config BR2_m68k
|
||
|
|
bool "m68k"
|
||
|
|
depends on BROKEN # ice in uclibc / inet_ntoa_r
|
||
|
|
help
|
||
|
|
Motorola 68000 family microprocessor
|
||
|
|
http://en.wikipedia.org/wiki/M68k
|
||
|
|
|
||
|
|
config BR2_microblazeel
|
||
|
|
bool "Microblaze AXI (little endian)"
|
||
|
|
help
|
||
|
|
Soft processor core designed for Xilinx FPGAs from Xilinx. AXI bus
|
||
|
|
based architecture (little endian)
|
||
|
|
http://www.xilinx.com
|
||
|
|
http://en.wikipedia.org/wiki/Microblaze
|
||
|
|
|
||
|
|
config BR2_microblazebe
|
||
|
|
bool "Microblaze non-AXI (big endian)"
|
||
|
|
help
|
||
|
|
Soft processor core designed for Xilinx FPGAs from Xilinx. PLB bus
|
||
|
|
based architecture (non-AXI, big endian)
|
||
|
|
http://www.xilinx.com
|
||
|
|
http://en.wikipedia.org/wiki/Microblaze
|
||
|
|
|
||
|
|
config BR2_mips
|
||
|
|
bool "MIPS (big endian)"
|
||
|
|
help
|
||
|
|
MIPS is a RISC microprocessor from MIPS Technologies. Big endian.
|
||
|
|
http://www.mips.com/
|
||
|
|
http://en.wikipedia.org/wiki/MIPS_Technologies
|
||
|
|
|
||
|
|
config BR2_mipsel
|
||
|
|
bool "MIPS (little endian)"
|
||
|
|
help
|
||
|
|
MIPS is a RISC microprocessor from MIPS Technologies. Little endian.
|
||
|
|
http://www.mips.com/
|
||
|
|
http://en.wikipedia.org/wiki/MIPS_Technologies
|
||
|
|
|
||
|
|
config BR2_mips64
|
||
|
|
bool "MIPS64 (big endian)"
|
||
|
|
select BR2_ARCH_IS_64
|
||
|
|
help
|
||
|
|
MIPS is a RISC microprocessor from MIPS Technologies. Big endian.
|
||
|
|
http://www.mips.com/
|
||
|
|
http://en.wikipedia.org/wiki/MIPS_Technologies
|
||
|
|
|
||
|
|
config BR2_mips64el
|
||
|
|
bool "MIPS64 (little endian)"
|
||
|
|
select BR2_ARCH_IS_64
|
||
|
|
help
|
||
|
|
MIPS is a RISC microprocessor from MIPS Technologies. Little endian.
|
||
|
|
http://www.mips.com/
|
||
|
|
http://en.wikipedia.org/wiki/MIPS_Technologies
|
||
|
|
|
||
|
|
config BR2_powerpc
|
||
|
|
bool "PowerPC"
|
||
|
|
help
|
||
|
|
PowerPC is a RISC architecture created by Apple-IBM-Motorola alliance.
|
||
|
|
http://www.power.org/
|
||
|
|
http://en.wikipedia.org/wiki/Powerpc
|
||
|
|
|
||
|
|
config BR2_sh
|
||
|
|
bool "SuperH"
|
||
|
|
help
|
||
|
|
SuperH (or SH) is a 32-bit reduced instruction set computer (RISC)
|
||
|
|
instruction set architecture (ISA) developed by Hitachi.
|
||
|
|
http://www.hitachi.com/
|
||
|
|
http://en.wikipedia.org/wiki/SuperH
|
||
|
|
|
||
|
|
config BR2_sh64
|
||
|
|
bool "SuperH64"
|
||
|
|
help
|
||
|
|
SuperH64 (or SH) is a 64-bit reduced instruction set computer (RISC)
|
||
|
|
instruction set architecture (ISA) developed by Hitachi.
|
||
|
|
http://www.hitachi.com/
|
||
|
|
http://en.wikipedia.org/wiki/SuperH
|
||
|
|
|
||
|
|
config BR2_sparc
|
||
|
|
bool "SPARC"
|
||
|
|
help
|
||
|
|
SPARC (from Scalable Processor Architecture) is a RISC instruction
|
||
|
|
set architecture (ISA) developed by Sun Microsystems.
|
||
|
|
http://www.oracle.com/sun
|
||
|
|
http://en.wikipedia.org/wiki/Sparc
|
||
|
|
|
||
|
|
config BR2_x86_64
|
||
|
|
bool "x86_64"
|
||
|
|
select BR2_ARCH_IS_64
|
||
|
|
help
|
||
|
|
x86-64 is an extension of the x86 instruction set (Intel i386
|
||
|
|
architecture compatible microprocessor).
|
||
|
|
http://en.wikipedia.org/wiki/X86_64
|
||
|
|
|
||
|
|
endchoice
|
||
|
|
|
||
|
|
config BR2_microblaze
|
||
|
|
bool
|
||
|
|
default y if BR2_microblazeel || BR2_microblazebe
|
||
|
|
|
||
|
|
source "arch/Config.in.arm"
|
||
|
|
source "arch/Config.in.bfin"
|
||
|
|
source "arch/Config.in.mips"
|
||
|
|
source "arch/Config.in.powerpc"
|
||
|
|
source "arch/Config.in.sh"
|
||
|
|
source "arch/Config.in.sparc"
|
||
|
|
source "arch/Config.in.x86"
|
||
|
|
source "arch/Config.in.common"
|