37 lines
1.1 KiB
Plaintext
37 lines
1.1 KiB
Plaintext
|
BR2_arm=y
|
||
|
BR2_cortex_a9=y
|
||
|
|
||
|
BR2_ARM_EABIHF=y
|
||
|
BR2_ARM_ENABLE_NEON=y
|
||
|
BR2_ARM_FPU_NEON=y
|
||
|
BR2_ARM_INSTRUCTIONS_THUMB2=y
|
||
|
|
||
|
# Lock to 3.13 headers
|
||
|
BR2_KERNEL_HEADERS_VERSION=y
|
||
|
BR2_DEFAULT_KERNEL_VERSION="3.13.5"
|
||
|
BR2_PACKAGE_HOST_LINUX_HEADERS_CUSTOM_3_13=y
|
||
|
|
||
|
BR2_ROOTFS_POST_IMAGE_SCRIPT="board/altera/post-image.sh"
|
||
|
BR2_ROOTFS_POST_SCRIPT_ARGS="$(BR2_LINUX_KERNEL_INTREE_DTS_NAME)"
|
||
|
|
||
|
BR2_LINUX_KERNEL=y
|
||
|
BR2_LINUX_KERNEL_CUSTOM_GIT=y
|
||
|
BR2_LINUX_KERNEL_CUSTOM_REPO_URL="git://git.rocketboards.org/linux-socfpga.git"
|
||
|
BR2_LINUX_KERNEL_CUSTOM_REPO_VERSION="rel_socfpga-3.13_14.02.02"
|
||
|
BR2_LINUX_KERNEL_DEFCONFIG="socfpga"
|
||
|
BR2_LINUX_KERNEL_ZIMAGE=y
|
||
|
BR2_LINUX_KERNEL_DTS_SUPPORT=y
|
||
|
BR2_LINUX_KERNEL_INTREE_DTS_NAME="socfpga_cyclone5_socdk"
|
||
|
|
||
|
BR2_TARGET_ROOTFS_EXT2=y
|
||
|
BR2_TARGET_ROOTFS_EXT2_3=y
|
||
|
|
||
|
BR2_TARGET_UBOOT=y
|
||
|
BR2_TARGET_UBOOT_BOARDNAME="socfpga_cyclone5"
|
||
|
BR2_TARGET_UBOOT_CUSTOM_GIT=y
|
||
|
BR2_TARGET_UBOOT_CUSTOM_REPO_URL="git://git.rocketboards.org/u-boot-socfpga.git"
|
||
|
BR2_TARGET_UBOOT_CUSTOM_REPO_VERSION="rel_socfpga_v2013.01.01_14.02.02"
|
||
|
BR2_TARGET_UBOOT_FORMAT_IMG=y
|
||
|
BR2_TARGET_UBOOT_SPL=y
|
||
|
BR2_TARGET_UBOOT_SPL_NAME="spl/u-boot-spl.bin"
|